mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-25 01:55:33 +00:00
Code Activity

Merge pull request #1162 from whitequark/rtlil-case-attrs

Browse source 
Allow attributes on individual switch cases in RTLIL
This commit is contained in:
Clifford Wolf 2019-07-09 16:56:29 +02:00 • committed by David Shah
parent 17e0cc010c
commit 76f20492a4
3 changed files with 15 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

5
backends/ilang/ilang_backend.cc
View file

@ -204,6 +204,11 @@ void ILANG_BACKEND::dump_proc_switch(std::ostream &f, std::string indent, const
for (auto it = sw->cases.begin(); it != sw->cases.end(); ++it)
{
for (auto ait = (*it)->attributes.begin(); ait != (*it)->attributes.end(); ++ait) {
f << stringf("%s attribute %s ", indent.c_str(), ait->first.c_str());
dump_const(f, ait->second);
f << stringf("\n");
}
f << stringf("%s case ", indent.c_str());
for (size_t i = 0; i < (*it)->compare.size(); i++) {
if (i > 0)