mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-10 09:48:06 +00:00
Code Activity

analogdevices: update timing model

Browse source
This commit is contained in:
Lofty 2025-10-01 20:13:29 +01:00
parent 9d98cf8864
commit 763c69b554
4 changed files with 168 additions and 425 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/analogdevices/lut_map.v
View file

@ -72,7 +72,7 @@ module \$lut (A, Y);
wire f0, f1;
\$lut #(.LUT(LUT[127: 0]), .WIDTH(7)) lut0 (.A(A[6:0]), .Y(f0));
\$lut #(.LUT(LUT[255:128]), .WIDTH(7)) lut1 (.A(A[6:0]), .Y(f1));
LUTMUX8 mux8(.I0(f0), .I1(f1), .S(A[7]), .O(Y));
LUTMUX8 mux8 (.I0(f0), .I1(f1), .S(A[7]), .O(Y));
end else begin
wire _TECHMAP_FAIL_ = 1;
end