mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-14 06:45:26 +00:00
add separate module test
This commit is contained in:
parent
b776283d79
commit
761015b23e
4 changed files with 54 additions and 3 deletions
13
tests/verilog/package_import_separate.sv
Normal file
13
tests/verilog/package_import_separate.sv
Normal file
|
@ -0,0 +1,13 @@
|
|||
package config_pkg;
|
||||
localparam integer
|
||||
DATA_WIDTH = 8,
|
||||
ADDR_WIDTH = 4;
|
||||
|
||||
localparam logic [2:0]
|
||||
IDLE = 3'b000,
|
||||
START = 3'b001,
|
||||
DATA = 3'b010,
|
||||
ODD_PARITY = 3'b011,
|
||||
STOP = 3'b100,
|
||||
DONE = 3'b101;
|
||||
endpackage
|
Loading…
Add table
Add a link
Reference in a new issue