mirror of
https://github.com/YosysHQ/yosys
synced 2025-04-23 17:15:33 +00:00
proc_dff: Fix emitted FF when a register is not assigned in async reset
Fixes #2619.
This commit is contained in:
parent
bc717abad2
commit
760284033d
2 changed files with 27 additions and 0 deletions
|
@ -328,6 +328,10 @@ void proc_dff(RTLIL::Module *mod, RTLIL::Process *proc, ConstEval &ce)
|
|||
ce.assign_map.apply(sig);
|
||||
|
||||
if (rstval == sig) {
|
||||
if (sync_level->type == RTLIL::SyncType::ST1)
|
||||
insig = mod->Mux(NEW_ID, insig, sig, sync_level->signal);
|
||||
else
|
||||
insig = mod->Mux(NEW_ID, sig, insig, sync_level->signal);
|
||||
rstval = RTLIL::SigSpec(RTLIL::State::Sz, sig.size());
|
||||
sync_level = NULL;
|
||||
}
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue