mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 05:19:11 +00:00
Code Activity

Various equiv_* improvements

Browse source
This commit is contained in:
Clifford Wolf 2015-01-24 00:16:17 +01:00
parent 43951099cf
commit 75bbeb828a
4 changed files with 20 additions and 14 deletions
Download patch file Download diff file Expand all files Collapse all files

9
passes/equiv/equiv_simple.cc
View file

@ -241,11 +241,11 @@ struct EquivSimplePass : public Pass {
for (auto module : design->selected_modules())
{
vector<Cell*> unproven_equiv_cells;
vector<pair<SigBit, Cell*>> unproven_equiv_cells;
for (auto cell : module->selected_cells())
if (cell->type == "$equiv" && cell->getPort("\\A") != cell->getPort("\\B"))
unproven_equiv_cells.push_back(cell);
unproven_equiv_cells.push_back(pair<SigBit, Cell*>(cell->getPort("\\Y").to_single_sigbit(), cell));
if (unproven_equiv_cells.empty())
continue;
@ -264,8 +264,9 @@ struct EquivSimplePass : public Pass {
bit2driver[bit] = cell;
}
for (auto cell : unproven_equiv_cells) {
EquivSimpleWorker worker(cell, sigmap, bit2driver, max_seq, verbose);
std::sort(unproven_equiv_cells.begin(), unproven_equiv_cells.end());
for (auto it : unproven_equiv_cells) {
EquivSimpleWorker worker(it.second, sigmap, bit2driver, max_seq, verbose);
if (worker.run())
success_counter++;
}