mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-17 00:32:17 +00:00
Code Activity

Various equiv_* improvements

Browse source
This commit is contained in:
Clifford Wolf 2015-01-24 00:16:17 +01:00
parent 43951099cf
commit 75bbeb828a
4 changed files with 20 additions and 14 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/equiv/equiv_induct.cc
View file

@ -81,7 +81,7 @@ struct EquivInductWorker
log(" Proving existence of base case for step %d. (%d clauses over %d variables)\n", step, ez.numCnfClauses(), ez.numCnfVariables());
if (!ez.solve()) {
log(" Proof for base case failed. Circuit inherently diverges!\n");
break;
return;
}
create_timestep(step+1);