mirror of
https://github.com/YosysHQ/yosys
synced 2025-09-01 15:50:42 +00:00
sv: complete support for implied task/function port directions
This commit is contained in:
parent
48d0aeb094
commit
75abd90829
3 changed files with 39 additions and 0 deletions
6
tests/various/func_port_implied_dir.ys
Normal file
6
tests/various/func_port_implied_dir.ys
Normal file
|
@ -0,0 +1,6 @@
|
|||
read_verilog -sv func_port_implied_dir.sv
|
||||
hierarchy
|
||||
proc
|
||||
equiv_make gold gate equiv
|
||||
equiv_simple
|
||||
equiv_status -assert
|
Loading…
Add table
Add a link
Reference in a new issue