3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-17 21:10:28 +00:00

sv: complete support for implied task/function port directions

This commit is contained in:
Zachary Snow 2020-12-31 16:14:35 -07:00
parent 48d0aeb094
commit 75abd90829
3 changed files with 39 additions and 0 deletions

View file

@ -0,0 +1,6 @@
read_verilog -sv func_port_implied_dir.sv
hierarchy
proc
equiv_make gold gate equiv
equiv_simple
equiv_status -assert