mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-11 13:40:53 +00:00
Code Activity

xilinx: Use INV instead of LUT1 when applicable

Browse source
This commit is contained in:
Marcin Kościelnicki 2019-11-24 14:17:46 +01:00 • committed by Marcin Kościelnicki
parent db2268703f
commit 7562e7304e
5 changed files with 14 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

4
tests/arch/xilinx/logic.ys
View file

@ -5,7 +5,7 @@ equiv_opt -assert -map +/xilinx/cells_sim.v synth_xilinx # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module
select -assert-count 1 t:LUT1
select -assert-count 1 t:INV
select -assert-count 6 t:LUT2
select -assert-count 2 t:LUT4
select -assert-none t:LUT1 t:LUT2 t:LUT4 %% t:* %D
select -assert-none t:INV t:LUT2 t:LUT4 %% t:* %D