mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-02 04:27:53 +00:00
Code Activity

xilinx: Use INV instead of LUT1 when applicable

Browse source
This commit is contained in:
Marcin Kościelnicki 2019-11-24 14:17:46 +01:00 • committed by Marcin Kościelnicki
parent db2268703f
commit 7562e7304e
5 changed files with 14 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

4
tests/arch/xilinx/latches.ys
View file

@ -18,9 +18,9 @@ equiv_opt -async2sync -assert -map +/xilinx/cells_sim.v synth_xilinx # equivalen
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd latchn # Constrain all select calls below inside the top module
select -assert-count 1 t:LDCE
select -assert-count 1 t:LUT1
select -assert-count 1 t:INV
select -assert-none t:LDCE t:LUT1 %% t:* %D
select -assert-none t:LDCE t:INV %% t:* %D
design -load read