mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-31 11:42:30 +00:00 
			
		
		
		
	Add state_dependent_path_declaration so that ifnone can be parsed
				
					
				
			This commit is contained in:
		
							parent
							
								
									012ddc2f1e
								
							
						
					
					
						commit
						75316e8c49
					
				
					 3 changed files with 77 additions and 7 deletions
				
			
		
							
								
								
									
										27
									
								
								tests/verilog/specify-ifnone.ys
									
										
									
									
									
										Normal file
									
								
							
							
						
						
									
										27
									
								
								tests/verilog/specify-ifnone.ys
									
										
									
									
									
										Normal file
									
								
							|  | @ -0,0 +1,27 @@ | |||
| # ifnone gets parsed and ignored without -specify | ||||
| logger -expect-no-warnings | ||||
| read_verilog << EOF | ||||
| module dut1 (i, o); | ||||
| 	output o; | ||||
| 	input i; | ||||
| 	specify | ||||
| 		if (a ^ (* meow *) 1 == 1'b0) | ||||
| 			(i => o) = 1; | ||||
| 		ifnone (i => o) = 0; | ||||
| 	endspecify | ||||
| endmodule | ||||
| EOF | ||||
| 
 | ||||
| # ifnone is still an error with -specify | ||||
| logger -expect error "syntax error" 1 | ||||
| read_verilog -specify << EOF | ||||
| module dut2 (i, o); | ||||
| 	output o; | ||||
| 	input i; | ||||
| 	specify | ||||
| 		if (a ^ (* meow *) 1 == 1'b0) | ||||
| 			(i => o) = 1; | ||||
| 		ifnone (i => o) = 0; | ||||
| 	endspecify | ||||
| endmodule | ||||
| EOF | ||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue