mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-07-14 11:15:40 +00:00
Code Activity

Merge pull request #5973 from YosysHQ/lofty/abc-refactor-7

Browse source 
Move rename logic to abc_ops_reintegrate
This commit is contained in:
Lofty 2026-07-09 08:46:46 +00:00 • committed by GitHub
commit 75286287c6
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
11 changed files with 208 additions and 281 deletions
Download patch file Download diff file Expand all files Collapse all files

4
tests/arch/intel_alm/logic.ys
View file

@ -5,7 +5,7 @@ equiv_opt -assert -map +/intel_alm/common/alm_sim.v synth_intel_alm -family cycl
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module
select -assert-count 1 t:MISTRAL_NOT
select -assert-count 6 t:MISTRAL_ALUT2
select -assert-count 4 t:MISTRAL_NOT
select -assert-count 3 t:MISTRAL_ALUT2
select -assert-count 2 t:MISTRAL_ALUT4
select -assert-none t:MISTRAL_NOT t:MISTRAL_ALUT2 t:MISTRAL_ALUT4 %% t:* %D