mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-17 07:01:31 +00:00
Code Activity

Initialization support for all iCE40 bram modes

Browse source
This commit is contained in:
Clifford Wolf 2015-04-26 08:39:31 +02:00
parent b4d7a590e8
commit 752851954b
8 changed files with 65 additions and 28 deletions
Download patch file Download diff file Expand all files Collapse all files

3
techlibs/ice40/tests/test_bram.v
View file

@ -14,8 +14,7 @@ module bram #(
reg [DBITS-1:0] memory [0:2**ABITS-1];
initial begin
if (INIT_ADDR || INIT_DATA)
memory[INIT_ADDR] <= INIT_DATA;
memory[INIT_ADDR] <= INIT_DATA;
end
always @(posedge clk) begin