mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-24 21:27:00 +00:00
Code Activity

Remove output_bits

Browse source
This commit is contained in:
Eddie Hung 2019-08-22 11:14:59 -07:00
parent 231ddbf95c
commit 74bd190d3b
2 changed files with 7 additions and 16 deletions
Download patch file Download diff file Expand all files Collapse all files

10
passes/pmgen/xilinx_srl.pmg
View file

@ -152,13 +152,12 @@ pattern variable
state <int> shiftx_width
udata <int> minlen
udata <pool<SigBit>> output_bits
udata <vector<Cell*>> chain
match shiftx
select shiftx->type.in($shiftx)
select !shiftx->has_keep_attr()
select param(shiftx, \Y_WIDTH) == 1
select param(shiftx, \Y_WIDTH).as_int() == 1
filter param(shiftx, \A_WIDTH).as_int() >= minlen
endmatch
@ -170,7 +169,6 @@ match first
select first->type.in($_DFF_N_, $_DFF_P_, $_DFFE_NN_, $_DFFE_NP_, $_DFFE_PN_, $_DFFE_PP_)
select nusers(port(first, \Q)) == 2
index <SigBit> port(first, \Q) === port(shiftx, \A)[shiftx_width-1]
filter !output_bits.count(port(first, \Q))
endmatch
code
@ -194,7 +192,6 @@ match next
select !next->has_keep_attr()
select !port(next, \D)[0].wire->get_bool_attribute(\keep)
select nusers(port(next, \Q)) == 3
filter !output_bits.count(port(next, \Q))
index <IdString> next->type === chain.back()->type
index <SigBit> port(next, \Q) === port(chain.back(), \D)
index <SigBit> port(next, \Q) === port(shiftx, \A)[shiftx_width-1-GetSize(chain)]
@ -202,6 +199,11 @@ endmatch
code
if (next) {
auto sig = port(next, \Q);
log_warning("nusers of '%s'\n", log_signal(sig));
for (auto bit : sigmap(sig))
for (auto user : sigusers[bit])
log_warning("\t%s\n", log_id(user));
chain.push_back(next);
if (GetSize(chain) < shiftx_width)
subpattern(tail);