mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 03:32:29 +00:00
Code Activity

Build fixes for VS 2015

Browse source
This commit is contained in:
Clifford Wolf 2016-10-16 20:37:02 +02:00
parent fa535c0b00
commit 74702b04c2
2 changed files with 4 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/techmap/attrmvcp.cc
View file

@ -93,6 +93,7 @@ struct AttrmvcpPass : public Pass {
for (auto cell : module->selected_cells()) for (auto cell : module->selected_cells())
for (auto &conn : cell->connections()) for (auto &conn : cell->connections())
{
if (driven_mode) { if (driven_mode) {
if (cell->input(conn.first)) if (cell->input(conn.first))
for (auto bit : sigmap(conn.second)) for (auto bit : sigmap(conn.second))
@ -102,6 +103,7 @@ struct AttrmvcpPass : public Pass {
for (auto bit : sigmap(conn.second)) for (auto bit : sigmap(conn.second))
net2cells[bit].insert(cell); net2cells[bit].insert(cell);
} }
}
for (auto wire : module->selected_wires()) for (auto wire : module->selected_wires())
{ {

3
passes/techmap/techmap.cc
View file

@ -1170,9 +1170,10 @@ struct FlattenPass : public Pass {
worker.flatten_do_list.erase(mod->name); worker.flatten_do_list.erase(mod->name);
} }
} else { } else {
for (auto mod : vector<Module*>(design->modules())) for (auto mod : vector<Module*>(design->modules())) {
while (worker.techmap_module(design, mod, design, handled_cells, celltypeMap, false)) { } while (worker.techmap_module(design, mod, design, handled_cells, celltypeMap, false)) { }
} }
}
log("No more expansions possible.\n"); log("No more expansions possible.\n");