mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-31 23:34:57 +00:00
Code Activity

Renamed GreenPAK4 cells, improved GP4 DFF mapping

Browse source
This commit is contained in:
Clifford Wolf 2015-09-18 12:00:37 +02:00
parent 452d4bf741
commit 745d56149d
5 changed files with 50 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

8
techlibs/greenpak4/cells_sim.v
View file

@ -1,4 +1,4 @@
module DFF(input D, CLK, nRSTZ, nSETZ, output reg Q);
module GP_DFF(input D, CLK, nRSTZ, nSETZ, output reg Q);
always @(posedge CLK, negedge nRSTZ, negedge nSETZ) begin
if (!nRSTZ)
Q <= 1'b0;
@ -9,17 +9,17 @@ module DFF(input D, CLK, nRSTZ, nSETZ, output reg Q);
end
endmodule
module LUT2(input IN0, IN1, output OUT);
module GP_2LUT(input IN0, IN1, output OUT);
parameter [3:0] INIT = 0;
assign OUT = INIT[{IN1, IN0}];
endmodule
module LUT3(input IN0, IN1, IN2, output OUT);
module GP_3LUT(input IN0, IN1, IN2, output OUT);
parameter [7:0] INIT = 0;
assign OUT = INIT[{IN2, IN1, IN0}];
endmodule
module LUT4(input IN0, IN1, IN2, IN3, output OUT);
module GP_4LUT(input IN0, IN1, IN2, IN3, output OUT);
parameter [15:0] INIT = 0;
assign OUT = INIT[{IN3, IN2, IN1, IN0}];
endmodule