mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-02-07 01:32:15 +00:00
Code Activity

add assertion to run_pass test

Browse source
This commit is contained in:
Natalia 2026-01-29 02:20:50 -08:00
parent b43c96b03d
commit 7439d2489e
1 changed files with 6 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

11
tests/pyosys/test_design_run_pass.py
View file

@ -3,10 +3,11 @@ from pathlib import Path
from pyosys import libyosys as ys
__file_dir__ = Path(__file__).absolute().parent
src = __file_dir__.parent / "simple" / "fiedler-cooley.v"
design = ys.Design()
design.run_pass(
["read_verilog", str(__file_dir__.parent / "simple" / "fiedler-cooley.v")]
)
design.run_pass("prep")
design.run_pass(["opt", "-full"])
design.run_pass(["read_verilog", str(src)])
design.run_pass("hierarchy -top up3down5")
design.run_pass(["proc"])
design.run_pass("opt -full")
design.run_pass("select -assert-mod-count 1 up3down5")