mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-01 12:07:51 +00:00
Code Activity

quicklogic: Move pp3 tests one level down

Browse source
This commit is contained in:
Martin Povišer 2023-10-09 13:13:42 +02:00
parent f84ab98055
commit 74296e3d92
11 changed files with 11 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

13
tests/arch/quicklogic/tribuf.ys
View file

@ -1,13 +0,0 @@
read_verilog ../common/tribuf.v
hierarchy -top tristate
proc
tribuf
flatten
synth
equiv_opt -assert -map +/quicklogic/pp3/cells_sim.v -map +/quicklogic/common/cells_sim.v -map +/simcells.v synth_quicklogic # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd tristate # Constrain all select calls below inside the top module
select -assert-count 2 t:inpad
select -assert-count 1 t:outpad
select -assert-count 1 t:$_TBUF_
select -assert-none t:inpad t:outpad t:$_TBUF_ %% t:* %D