mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-08-09 23:51:08 +00:00
Code Activity

WIP

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-06-11 13:17:54 +02:00
parent 1210d8e117
commit 7422b71802
205 changed files with 3068 additions and 2768 deletions
Download patch file Download diff file Expand all files Collapse all files

4
docs/source/code_examples/extensions/my_cmd.cc
View file

@ -39,8 +39,8 @@ struct Test1Pass : public Pass {
y->port_id = 2;
RTLIL::Wire *a_inv = module->addWire(NEW_TWINE, 4);
module->addNeg(NEW_ID, a, a_inv, true);
module->addMux(NEW_ID, a, a_inv, RTLIL::SigSpec(a, 3), y);
module->addNeg(NEW_TWINE, a, a_inv, true);
module->addMux(NEW_TWINE, a, a_inv, RTLIL::SigSpec(a, 3), y);
module->fixup_ports();
}