mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-10 08:02:02 +00:00
Code Activity

bufnorm: fix priority when connecting new driver to existing inout wire

Browse source
This commit is contained in:
Jannis Harder 2025-08-14 21:26:05 +02:00
parent 1770a7a11b
commit 741e088e3a
1 changed files with 2 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

3
kernel/rtlil.cc
View file

@ -4269,8 +4269,9 @@ void RTLIL::Cell::setPort(const RTLIL::IdString& portname, RTLIL::SigSpec signal
if (pd == PD_OUTPUT) { if (pd == PD_OUTPUT) {
pair<RTLIL::Cell*, RTLIL::IdString> other_key(w->driverCell_, w->driverPort_); pair<RTLIL::Cell*, RTLIL::IdString> other_key(w->driverCell_, w->driverPort_);
module->bufNormQueue.insert(other_key); module->bufNormQueue.insert(other_key);
} else {
break;
} }
break;
} }
w->driverCell_ = this; w->driverCell_ = this;
w->driverPort_ = portname; w->driverPort_ = portname;