mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Implemented TCL support (only via -c option at the moment)

Browse source
This commit is contained in:
Clifford Wolf 2013-03-28 12:26:17 +01:00
parent b9870a364e
commit 73fba5164f
5 changed files with 83 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

4
README
View file

@ -246,8 +246,8 @@ TODOs / Open Bugs
- Actually use range information on parameters
- Add brief source code documentation to most passes and kernel code
- Implement mux-to-tribuf pass and rebalance mixed mux/tribuf trees
- Add commands 'delete' (remove objects) and 'attr' (get, set and remove attributes)
- TCL and Python interfaces to frontends, passes, backends and RTLIL
- Add 'edit' command for changing the design (delete, add, modify objects)
- Improve TCL support and add 'list' command for inspecting the design from TCL
- Additional internal cell types: $pla and $lut
- Support for registering designs (as collection of modules) to CellTypes
- Smarter resource sharing pass (add MUXes and get rid of duplicated cells)