mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-14 08:26:41 +00:00
Code Activity

Progress on AppNote 011

Browse source
This commit is contained in:
Clifford Wolf 2013-12-01 14:07:44 +01:00
parent 7295b25955
commit 73e28f0e39
4 changed files with 200 additions and 24 deletions
Download patch file Download diff file Expand all files Collapse all files

19
manual/APPNOTE_011_Design_Investigation/memdemo.v Normal file
View file

@ -0,0 +1,19 @@
module memdemo(clk, d, y);
input clk;
input [3:0] d;
output reg [3:0] y;
integer i;
reg [1:0] s1, s2;
reg [3:0] mem [0:3];
always @(posedge clk) begin
for (i = 0; i < 4; i = i+1)
mem[i] <= mem[(i+1) % 4] + mem[(i+2) % 4];
{ s2, s1 } = d ? { s1, s2 } ^ d : 0;
mem[s1] <= d;
y <= mem[s2];
end
endmodule