3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-08 10:25:19 +00:00

Merge pull request #2396 from YosysHQ/claire/empty-param

Ignore empty parameters in Verilog module instantiations
This commit is contained in:
clairexen 2020-10-02 10:16:23 +02:00 committed by GitHub
commit 73cd115e08
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23

View file

@ -1891,6 +1891,9 @@ cell_parameter:
astbuf1->children.push_back(node);
node->children.push_back($1);
} |
'.' TOK_ID '(' ')' {
// just ignore empty parameters
} |
'.' TOK_ID '(' expr ')' {
AstNode *node = new AstNode(AST_PARASET);
node->str = *$2;