mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-13 09:31:16 +00:00
Make SigSpec conversion to vector of SigChunk use chunks iterator
This commit is contained in:
parent
974b4dbe25
commit
7394a2c597
2 changed files with 9 additions and 1 deletions
|
|
@ -5907,6 +5907,14 @@ bool RTLIL::SigSpec::parse_rhs(const RTLIL::SigSpec &lhs, RTLIL::SigSpec &sig, R
|
|||
return true;
|
||||
}
|
||||
|
||||
RTLIL::SigSpec::operator std::vector<RTLIL::SigChunk>() const
|
||||
{
|
||||
std::vector<RTLIL::SigChunk> result;
|
||||
for (const RTLIL::SigChunk &c : chunks())
|
||||
result.push_back(c);
|
||||
return result;
|
||||
}
|
||||
|
||||
RTLIL::CaseRule::~CaseRule()
|
||||
{
|
||||
for (auto it = switches.begin(); it != switches.end(); it++)
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue