mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-22 08:35:32 +00:00
Code Activity

Smallfix test

Browse source
This commit is contained in:
Akash Levy 2024-10-01 07:46:56 -07:00
parent af10f5e4f6
commit 73902607cd
1 changed files with 7 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

13
kernel/mem.cc
View file

@ -782,12 +782,13 @@ namespace {
mwr.en = cell->getPort(ID::WR_EN).extract(i * res.width, (ni - i) * res.width);
mwr.addr = cell->getPort(ID::WR_ADDR).extract(i * abits, abits);
mwr.data = cell->getPort(ID::WR_DATA).extract(i * res.width, (ni - i) * res.width);
// if (!is_compat) {
// Const priority_mask = cell->parameters.at(ID::WR_PRIORITY_MASK).extract(i * n_wr_ports, n_wr_ports);
// for (int j = 0; j < n_wr_ports; j++)
// if (wr_wide_continuation[j] != State::S1)
// mwr.priority_mask.push_back(priority_mask[j] == State::S1);
// }
if (!is_compat) {
// Const priority_mask = cell->parameters.at(ID::WR_PRIORITY_MASK).extract(i * n_wr_ports, n_wr_ports);
for (int j = 0; j < n_wr_ports; j++)
mwr.priority_mask.push_back(false);
// if (wr_wide_continuation[j] != State::S1)
// mwr.priority_mask.push_back(priority_mask[j] == State::S1);
}
res.wr_ports.push_back(mwr);
}
if (is_compat) {