mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-14 14:55:26 +00:00
read_aiger: also parse abc9_mergeability
This commit is contained in:
parent
8eb5bb258c
commit
73526a6f10
2 changed files with 6 additions and 2 deletions
|
@ -45,6 +45,7 @@ struct AigerReader
|
|||
std::vector<RTLIL::Wire*> outputs;
|
||||
std::vector<RTLIL::Wire*> bad_properties;
|
||||
std::vector<RTLIL::Cell*> boxes;
|
||||
std::vector<int> mergeability;
|
||||
|
||||
AigerReader(RTLIL::Design *design, std::istream &f, RTLIL::IdString module_name, RTLIL::IdString clk_name, std::string map_filename, bool wideports);
|
||||
void parse_aiger();
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue