mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-09 20:50:51 +00:00
Code Activity

ast, read_verilog: ownership in AST, use C++ styles for parser and lexer

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-05-21 12:14:50 +02:00
parent 4b8d42d22c
commit 73122921f5
22 changed files with 2496 additions and 2615 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/sat/alu.v
View file

@ -1,4 +1,4 @@
module alu(
module alu (
input clk,
input [7:0] A,
input [7:0] B,