mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-11 13:40:53 +00:00
Code Activity

verilog_lexer: refactor

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-08-08 13:00:51 +02:00
parent d49546b36e
commit 72ff18bab0
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
frontends/verilog/verilog_lexer.h
View file

@ -19,8 +19,8 @@ namespace VERILOG_FRONTEND {
class VerilogLexer : public frontend_verilog_yyFlexLexer { class VerilogLexer : public frontend_verilog_yyFlexLexer {
ParseState* extra; ParseState* extra;
ParseMode* mode; ParseMode* mode;
parser::location_type out_loc;
public: public:
parser::location_type out_loc; // TODO private?
VerilogLexer(ParseState* e, ParseMode* m, std::shared_ptr<string> filename) : frontend_verilog_yyFlexLexer(e->lexin), extra(e), mode(m) { VerilogLexer(ParseState* e, ParseMode* m, std::shared_ptr<string> filename) : frontend_verilog_yyFlexLexer(e->lexin), extra(e), mode(m) {
out_loc.begin.filename = filename; out_loc.begin.filename = filename;
} }