mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-31 03:32:29 +00:00 
			
		
		
		
	Regression in abc9
This commit is contained in:
		
							parent
							
								
									bb79e050a5
								
							
						
					
					
						commit
						72eacdb9f8
					
				
					 1 changed files with 1 additions and 1 deletions
				
			
		|  | @ -628,7 +628,7 @@ void abc9_module(RTLIL::Design *design, RTLIL::Module *current_module, std::stri | ||||||
| 				if (cell && markgroups) cell->attributes[ID(abcgroup)] = map_autoidx; | 				if (cell && markgroups) cell->attributes[ID(abcgroup)] = map_autoidx; | ||||||
| 				continue; | 				continue; | ||||||
| 			} | 			} | ||||||
| 			cell_stats[RTLIL::unescape_id(c->type)]++; | 			cell_stats[c->type]++; | ||||||
| 
 | 
 | ||||||
| 			RTLIL::Cell *existing_cell = nullptr; | 			RTLIL::Cell *existing_cell = nullptr; | ||||||
| 			if (c->type == ID($lut)) { | 			if (c->type == ID($lut)) { | ||||||
|  |  | ||||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue