mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-26 13:06:12 +00:00
memory_dff: Recognize read ports with reset / initial value.
This commit is contained in:
parent
24027b5446
commit
72d86c327e
4 changed files with 55 additions and 8 deletions
|
@ -1,6 +1,9 @@
|
|||
// expect-wr-ports 1
|
||||
// expect-rd-ports 1
|
||||
// expect-no-rd-clk
|
||||
// expect-rd-clk \clk
|
||||
// expect-rd-en \re
|
||||
// expect-rd-srst-sig \reset
|
||||
// expect-rd-srst-val 8'00000000
|
||||
|
||||
module top(input clk, input we, re, reset, input [7:0] addr, wdata, output reg [7:0] rdata);
|
||||
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue