mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 14:13:23 +00:00
Code Activity

sta: missing sigmap

Browse source
This commit is contained in:
Eddie Hung 2020-03-27 12:17:39 -07:00
parent d58a648f45
commit 72d73fe4d0
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/cmds/sta.cc
View file

@ -112,7 +112,7 @@ struct StaWorker
continue; continue;
const auto &s = it->second.second; const auto &s = it->second.second;
if (cell->hasPort(s.name)) { if (cell->hasPort(s.name)) {
auto &s_bit = cell->getPort(s.name)[s.offset]; auto s_bit = sigmap(cell->getPort(s.name)[s.offset]);
if (s_bit.wire) if (s_bit.wire)
data[s_bit].fanouts.emplace_back(bit,it->second.first,s.name); data[s_bit].fanouts.emplace_back(bit,it->second.first,s.name);
} }