3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 06:03:23 +00:00

ast: don't suggest use in external projects

This commit is contained in:
Emil J. Tywoniak 2024-07-18 16:37:14 +02:00
parent 49f547782c
commit 72a0380da8
2 changed files with 7 additions and 5 deletions

View file

@ -17,7 +17,9 @@
*
* ---
*
* This is support code for the Verilog frontend at frontends/verilog
* The AST frontend library is not a frontend on its own but provides an
* abstract syntax tree (AST) abstraction for the open source Verilog frontend
* at frontends/verilog.
*
*/