mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 05:19:11 +00:00
Code Activity

endomain -> ctrldomain

Browse source
This commit is contained in:
Eddie Hung 2019-11-20 14:32:01 -08:00
parent af3055fe83
commit 729c6b93e8
1 changed files with 3 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

6
passes/techmap/abc9.cc
View file

@ -1108,8 +1108,8 @@ struct Abc9Pass : public Pass {
std::map<RTLIL::Cell*, std::set<RTLIL::SigBit>> cell_to_bit, cell_to_bit_up, cell_to_bit_down; std::map<RTLIL::Cell*, std::set<RTLIL::SigBit>> cell_to_bit, cell_to_bit_up, cell_to_bit_down;
std::map<RTLIL::SigBit, std::set<RTLIL::Cell*>> bit_to_cell, bit_to_cell_up, bit_to_cell_down; std::map<RTLIL::SigBit, std::set<RTLIL::Cell*>> bit_to_cell, bit_to_cell_up, bit_to_cell_down;
typedef std::pair<IdString, SigSpec> endomain_t; typedef std::pair<IdString, SigSpec> ctrldomain_t;
std::map<endomain_t, int> mergeability_class; std::map<ctrldomain_t, int> mergeability_class;
for (auto cell : all_cells) { for (auto cell : all_cells) {
for (auto &conn : cell->connections()) for (auto &conn : cell->connections())
@ -1149,7 +1149,7 @@ struct Abc9Pass : public Pass {
assigned_cells[abc9_clock].insert(cell->name); assigned_cells[abc9_clock].insert(cell->name);
assigned_cells_reverse[cell] = abc9_clock; assigned_cells_reverse[cell] = abc9_clock;
endomain_t key(cell->type, abc9_control); ctrldomain_t key(cell->type, abc9_control);
auto r = mergeability_class.emplace(key, mergeability_class.size() + 1); auto r = mergeability_class.emplace(key, mergeability_class.size() + 1);
auto YS_ATTRIBUTE(unused) r2 = cell->attributes.insert(std::make_pair(ID(abc9_mergeability), r.first->second)); auto YS_ATTRIBUTE(unused) r2 = cell->attributes.insert(std::make_pair(ID(abc9_mergeability), r.first->second));
log_assert(r2.second); log_assert(r2.second);