mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-03 12:51:23 +00:00
Code Activity

Merge branch 'map_cells_before_map_luts' into xc7srl

Browse source
This commit is contained in:
Eddie Hung 2019-04-21 14:28:55 -07:00
commit 726e2da8f2
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
techlibs/xilinx/synth_xilinx.cc
View file

@ -121,7 +121,7 @@ struct SynthXilinxPass : public Pass
log(" opt -fast\n"); log(" opt -fast\n");
log("\n"); log("\n");
log(" map_cells:\n"); log(" map_cells:\n");
log(" techmap -map +/techmap.v -map +/xilinx/cells_map.v\n"); log(" techmap -map +/xilinx/cells_map.v\n");
log(" clean\n"); log(" clean\n");
log("\n"); log("\n");
log(" map_luts:\n"); log(" map_luts:\n");
@ -296,7 +296,7 @@ struct SynthXilinxPass : public Pass
if (check_label(active, run_from, run_to, "map_cells")) if (check_label(active, run_from, run_to, "map_cells"))
{ {
Pass::call(design, "techmap -map +/techmap.v -map +/xilinx/cells_map.v"); Pass::call(design, "techmap -map +/xilinx/cells_map.v");
Pass::call(design, "clean"); Pass::call(design, "clean");
} }