mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

abc9: not enough to techmap_fail on (* init=1 *), hide them using $__

Browse source
This commit is contained in:
Eddie Hung 2020-04-16 12:08:59 -07:00
parent 5ad3a85288
commit 722540dbf9
4 changed files with 48 additions and 12 deletions
Download patch file Download diff file Expand all files Collapse all files

1
backends/aiger/xaiger.cc
View file

@ -644,6 +644,7 @@ struct XAigerWriter
SigBit Q = sigmap(cell->getPort(ID::Q));
State init = init_map.at(Q, State::Sx);
log_debug("Cell '%s' (type %s) has (* init *) value '%s'.\n", log_id(cell), log_id(cell->type), log_signal(init));
if (init == State::S1)
write_s_buffer(1);
else if (init == State::S0)