mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-12 14:11:00 +00:00
Fix tests; Remove simulation;
- Add -map and -assert options for equiv_opt; !!! '-assert' option was commented for the next tests (unproven $equiv cells was found): - dffs; - div_mod; - latches; - mul_pow; - Add design -load; - Remove simulations;
This commit is contained in:
parent
153ec0541c
commit
71dd412ac5
26 changed files with 33 additions and 519 deletions
|
@ -1,5 +1,6 @@
|
|||
equiv_opt -map ../../techlibs/ice40/cells_sim.v synth_ice40
|
||||
|
||||
synth_ice40
|
||||
equiv_opt -assert -map +/ice40/cells_sim.v synth_ice40
|
||||
design -load postopt
|
||||
select -assert-count 20 t:SB_LUT4
|
||||
select -assert-count 1 t:SB_CARRY
|
||||
write_verilog ./temp/mux_synth.v
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue