mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-28 23:17:57 +00:00
Code Activity

Use C++11 final/override keywords.

Browse source
This commit is contained in:
whitequark 2020-06-18 23:34:52 +00:00
parent dfde1cf1c5
commit 7191dd16f9
220 changed files with 540 additions and 548 deletions
Download patch file Download diff file Expand all files Collapse all files

10
techlibs/xilinx/synth_xilinx.cc
View file

@ -30,13 +30,13 @@ struct SynthXilinxPass : public ScriptPass
{
SynthXilinxPass() : ScriptPass("synth_xilinx", "synthesis for Xilinx FPGAs") { }
void on_register() YS_OVERRIDE
void on_register() override
{
RTLIL::constpad["synth_xilinx.abc9.xc7.W"] = "300"; // Number with which ABC will map a 6-input gate
// to one LUT6 (instead of a LUT5 + LUT2)
}
void help() YS_OVERRIDE
void help() override
{
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
log("\n");
@ -149,7 +149,7 @@ struct SynthXilinxPass : public ScriptPass
int lut_size;
int widelut_size;
void clear_flags() YS_OVERRIDE
void clear_flags() override
{
top_opt = "-auto-top";
edif_file.clear();
@ -176,7 +176,7 @@ struct SynthXilinxPass : public ScriptPass
lut_size = 6;
}
void execute(std::vector<std::string> args, RTLIL::Design *design) YS_OVERRIDE
void execute(std::vector<std::string> args, RTLIL::Design *design) override
{
std::string run_from, run_to;
clear_flags();
@ -337,7 +337,7 @@ struct SynthXilinxPass : public ScriptPass
log_pop();
}
void script() YS_OVERRIDE
void script() override
{
std::string lut_size_s = std::to_string(lut_size);
if (help_mode)