mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-29 07:27:58 +00:00
Use C++11 final/override keywords.
This commit is contained in:
parent
dfde1cf1c5
commit
7191dd16f9
220 changed files with 540 additions and 548 deletions
|
@ -345,7 +345,7 @@ bool compareSortNeedleList(RTLIL::Module *left, RTLIL::Module *right)
|
|||
|
||||
struct ExtractPass : public Pass {
|
||||
ExtractPass() : Pass("extract", "find subcircuits and replace them with cells") { }
|
||||
void help() YS_OVERRIDE
|
||||
void help() override
|
||||
{
|
||||
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
|
||||
log("\n");
|
||||
|
@ -433,7 +433,7 @@ struct ExtractPass : public Pass {
|
|||
log("See 'help techmap' for a pass that does the opposite thing.\n");
|
||||
log("\n");
|
||||
}
|
||||
void execute(std::vector<std::string> args, RTLIL::Design *design) YS_OVERRIDE
|
||||
void execute(std::vector<std::string> args, RTLIL::Design *design) override
|
||||
{
|
||||
log_header(design, "Executing EXTRACT pass (map subcircuits to cells).\n");
|
||||
log_push();
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue