mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-30 21:19:30 +00:00
Code Activity

simplemap: Remove leftover debug output

Browse source
This commit is contained in:
Jannis Harder 2025-09-24 13:15:36 +02:00
parent 904d49c6d8
commit 71882debe7
1 changed files with 0 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

4
passes/techmap/simplemap.cc
View file

@ -18,7 +18,6 @@
*/
#include "simplemap.h"
#include "backends/rtlil/rtlil_backend.h"
#include "kernel/sigtools.h"
#include "kernel/ff.h"
#include <stdlib.h>
@ -156,14 +155,11 @@ void simplemap_reduce(RTLIL::Module *module, RTLIL::Cell *cell)
}
RTLIL::Cell *gate = module->addCell(NEW_ID, gate_type);
log("huh\n");
RTLIL_BACKEND::dump_cell(std::cout, "", cell);
transfer_src(gate, cell);
gate->setPort(ID::A, sig_a[i]);
gate->setPort(ID::B, sig_a[i+1]);
gate->setPort(ID::Y, sig_t[i/2]);
last_output_cell = gate;
RTLIL_BACKEND::dump_cell(std::cout, "", gate);
}
sig_a = sig_t;