mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-31 03:32:29 +00:00 
			
		
		
		
	Do not do call equiv_opt when no sim model exists
This commit is contained in:
		
							parent
							
								
									a59016b146
								
							
						
					
					
						commit
						713484fa66
					
				
					 2 changed files with 4 additions and 4 deletions
				
			
		|  | @ -3,8 +3,8 @@ hierarchy -top top | |||
| proc | ||||
| # Blocked by issue #1358 (Missing ECP5 simulation models) | ||||
| #equiv_opt -assert -map +/ecp5/cells_sim.v synth_ecp5 # equivalency check | ||||
| equiv_opt -map +/ecp5/cells_sim.v synth_ecp5 # equivalency check | ||||
| design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design) | ||||
| synth_ecp5 | ||||
| #design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design) | ||||
| cd top # Constrain all select calls below inside the top module | ||||
| select -assert-count 1 t:MULT18X18D | ||||
| select -assert-count 4 t:CCU2C | ||||
|  |  | |||
|  | @ -3,9 +3,9 @@ hierarchy -top top | |||
| proc | ||||
| # Blocked by issue #1358 (Missing ECP5 simulation models) | ||||
| #equiv_opt -assert -map +/ecp5/cells_sim.v synth_ecp5 # equivalency check | ||||
| equiv_opt -map +/ecp5/cells_sim.v synth_ecp5 # equivalency check | ||||
| synth_ecp5 | ||||
| 
 | ||||
| design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design) | ||||
| #design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design) | ||||
| cd top # Constrain all select calls below inside the top module | ||||
| select -assert-count 1 t:MULT18X18D | ||||
| select -assert-none t:MULT18X18D %% t:* %D | ||||
|  |  | |||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue