mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-09-05 01:27:43 +00:00
Code Activity

add Testcases

Browse source 
Fix existing testcases
Fix edgecase where modules where counted as cells.
This commit is contained in:
clemens 2025-08-13 14:46:01 +02:00
parent 383d11c2ac
commit 71307b4a51
3 changed files with 77 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

7
tests/various/stat.ys
View file

@ -11,6 +11,8 @@ end
EOT
logger -expect log "Chip area for module '\\top': 9.072000" 1
logger -expect-no-warnings
logger -expect log " 1 9.072 cells" 1
logger -expect log " 1 9.072 sg13g2_and2_1" 1
stat -liberty ../../tests/liberty/foundry_data/sg13g2_stdcell_typ_1p20V_25C.lib.filtered.gz
@ -69,6 +71,9 @@ module \child
end
EOT
logger -expect log "Chip area for top module '\\top': 112.492800" 1
logger -expect log "of which used for sequential elements: 94.348800" 1
logger -expect log "of which used for sequential elements: 94.348800" 2
logger -expect log "2 18.144 cells" 1
logger -expect log "4 112.493 cells" 1
logger -expect log "2 94.349 sg13g2_dfrbp_1" 1
logger -expect-no-warnings
stat -liberty ../../tests/liberty/foundry_data/sg13g2_stdcell_typ_1p20V_25C.lib.filtered.gz -top \top