mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-05 10:50:25 +00:00
Code Activity

Added MUXCY and XORCY support to synth_xilinx

Browse source
This commit is contained in:
Clifford Wolf 2015-01-17 15:39:54 +01:00
parent a95c229e12
commit 7031231145
4 changed files with 106 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
techlibs/xilinx/cells_sim.v
View file

@ -1,4 +1,8 @@
// See Xilinx UG953 and UG474 for a description of the cell types below.
// http://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf
// http://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_4/ug953-vivado-7series-libraries.pdf
module VCC(output P);
assign P = 1;
endmodule