mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-09 12:50:33 +00:00
equiv_purge bugfix, using SigChunk in Yosys namespace
This commit is contained in:
parent
2a0f577f83
commit
6fe48cf41e
5 changed files with 8 additions and 5 deletions
|
@ -156,7 +156,7 @@ struct EquivMiterWorker
|
|||
struct RewriteSigSpecWorker {
|
||||
RTLIL::Module * mod;
|
||||
void operator()(SigSpec &sig) {
|
||||
vector<RTLIL::SigChunk> chunks = sig.chunks();
|
||||
vector<SigChunk> chunks = sig.chunks();
|
||||
for (auto &c : chunks)
|
||||
if (c.wire != NULL)
|
||||
c.wire = mod->wires_.at(c.wire->name);
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue