mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 14:13:23 +00:00
Code Activity

Add missing u sram init (#3)

Browse source 
add missing INIT for uSRAM
This commit is contained in:
Tony Min 2024-07-04 16:39:10 -04:00 • committed by GitHub
parent e9ff5f7d91
commit 6fe0e00050
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
4 changed files with 64 additions and 14 deletions
Download patch file Download diff file Expand all files Collapse all files

12
techlibs/microchip/uSRAM_map.v
View file

@ -38,7 +38,11 @@ input PORT_W_WR_EN;
input [ADDR_BITS-1:0] PORT_R_ADDR;
output [PORT_R_WIDTH-1:0] PORT_R_RD_DATA;
RAM64x12 _TECHMAP_REPLACE_ (
`include "brams_defs.vh"
RAM64x12 #(
`PARAMS_INIT_uSRAM
) _TECHMAP_REPLACE_ (
.R_ADDR(PORT_R_ADDR),
.R_ADDR_BYPASS(1'b1),
.R_ADDR_EN(1'b0),
@ -88,7 +92,11 @@ input PORT_R_RD_EN;
input [ADDR_BITS-1:0] PORT_R_ADDR;
output [PORT_R_WIDTH-1:0] PORT_R_RD_DATA;
RAM64x12 _TECHMAP_REPLACE_ (
`include "brams_defs.vh"
RAM64x12 #(
`PARAMS_INIT_uSRAM
) _TECHMAP_REPLACE_ (
.R_CLK(PORT_R_CLK),
.R_ADDR(PORT_R_ADDR),
.R_ADDR_BYPASS(1'b0),