3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 06:03:23 +00:00

Improved width extension with regard to undef propagation

This commit is contained in:
Clifford Wolf 2013-11-06 20:50:53 +01:00
parent f839b842a2
commit 6fcbc79b5c
4 changed files with 171 additions and 87 deletions

View file

@ -187,7 +187,7 @@ struct SatGen
if (cell->type == "$logic_not")
ez->SET(ez->NOT(ez->expression(ez->OpOr, a)), y.at(0));
for (size_t i = 1; i < y.size(); i++)
ez->SET(0, y.at(0));
ez->SET(ez->FALSE, y.at(i));
return true;
}
@ -200,7 +200,7 @@ struct SatGen
else
ez->SET(ez->expression(ez->OpOr, a, b), y.at(0));
for (size_t i = 1; i < y.size(); i++)
ez->SET(0, y.at(0));
ez->SET(ez->FALSE, y.at(i));
return true;
}
@ -223,7 +223,7 @@ struct SatGen
if (cell->type == "$gt")
ez->SET(is_signed ? ez->vec_gt_signed(a, b) : ez->vec_gt_unsigned(a, b), y.at(0));
for (size_t i = 1; i < y.size(); i++)
ez->SET(0, y.at(0));
ez->SET(ez->FALSE, y.at(i));
return true;
}