mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-31 11:42:30 +00:00 
			
		
		
		
	quicklogic: fix dspv2 tests
This commit is contained in:
		
							parent
							
								
									7b68ef1cf9
								
							
						
					
					
						commit
						6eadad22c5
					
				
					 2 changed files with 2 additions and 2 deletions
				
			
		|  | @ -14,7 +14,7 @@ EOF | |||
| 
 | ||||
| synth_quicklogic -family qlf_k6n10f -dspv2 -run :coarse | ||||
| check -assert | ||||
| read_verilog +/quicklogic/qlf_k6n10f/dsp_sim.v | ||||
| read_verilog +/quicklogic/qlf_k6n10f/dspv2_sim.v | ||||
| prep -top top -flatten | ||||
| opt_clean -purge | ||||
| opt -full | ||||
|  |  | |||
|  | @ -6,7 +6,7 @@ endmodule | |||
| EOF | ||||
| 
 | ||||
| synth_quicklogic -family qlf_k6n10f -dspv2 -run :coarse | ||||
| read_verilog +/quicklogic/qlf_k6n10f/dsp_sim.v | ||||
| read_verilog +/quicklogic/qlf_k6n10f/dspv2_sim.v | ||||
| prep -top top -flatten | ||||
| opt_clean -purge | ||||
| dump | ||||
|  |  | |||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue