mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-26 06:07:03 +00:00
sigspec: remove asserts
This commit is contained in:
parent
36fe6d4c56
commit
6e3bf76ea4
1 changed files with 4 additions and 4 deletions
|
@ -4023,8 +4023,8 @@ RTLIL::SigSpec::SigSpec(bool bit)
|
||||||
void RTLIL::SigSpec::switch_to_packed() const
|
void RTLIL::SigSpec::switch_to_packed() const
|
||||||
{
|
{
|
||||||
// TODO change to debug asserts
|
// TODO change to debug asserts
|
||||||
log_assert(!this->packed_);
|
// log_assert(!this->packed_);
|
||||||
log_assert(bits_.size() == 0);
|
// log_assert(bits_.size() == 0);
|
||||||
RTLIL::SigSpec *that = (RTLIL::SigSpec*)this;
|
RTLIL::SigSpec *that = (RTLIL::SigSpec*)this;
|
||||||
that->bits_.~vector();
|
that->bits_.~vector();
|
||||||
that->packed_ = true;
|
that->packed_ = true;
|
||||||
|
@ -4034,8 +4034,8 @@ void RTLIL::SigSpec::switch_to_packed() const
|
||||||
void RTLIL::SigSpec::switch_to_unpacked() const
|
void RTLIL::SigSpec::switch_to_unpacked() const
|
||||||
{
|
{
|
||||||
// TODO change to debug asserts
|
// TODO change to debug asserts
|
||||||
log_assert(this->packed_);
|
// log_assert(this->packed_);
|
||||||
log_assert(chunks_.size() == 0);
|
// log_assert(chunks_.size() == 0);
|
||||||
RTLIL::SigSpec *that = (RTLIL::SigSpec*)this;
|
RTLIL::SigSpec *that = (RTLIL::SigSpec*)this;
|
||||||
that->chunks_.~vector();
|
that->chunks_.~vector();
|
||||||
that->packed_ = false;
|
that->packed_ = false;
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue