mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-20 02:00:23 +00:00
coolrunner2: Initial commit
This commit is contained in:
parent
8f8baccfde
commit
6e0fb889fa
3 changed files with 223 additions and 0 deletions
41
techlibs/coolrunner2/cells_sim.v
Normal file
41
techlibs/coolrunner2/cells_sim.v
Normal file
|
@ -0,0 +1,41 @@
|
|||
module IBUF(input I, output O);
|
||||
assign O = I;
|
||||
endmodule
|
||||
|
||||
module IOBUFE(input I, input E, output O, inout IO);
|
||||
assign O = IO;
|
||||
assign IO = E ? I : 1'bz;
|
||||
endmodule
|
||||
|
||||
module ANDTERM(IN, OUT);
|
||||
parameter WIDTH = 0;
|
||||
|
||||
input [(WIDTH*2)-1:0] IN;
|
||||
output reg OUT;
|
||||
|
||||
integer i;
|
||||
|
||||
always @(*) begin
|
||||
OUT = 1;
|
||||
for (i = 0; i < WIDTH; i=i+1) begin
|
||||
OUT = OUT & ~IN[i * 2 + 0];
|
||||
OUT = OUT & IN[i * 2 + 1];
|
||||
end
|
||||
end
|
||||
endmodule
|
||||
|
||||
module ORTERM(IN, OUT);
|
||||
parameter WIDTH = 0;
|
||||
|
||||
input [WIDTH-1:0] IN;
|
||||
output reg OUT;
|
||||
|
||||
integer i;
|
||||
|
||||
always @(*) begin
|
||||
OUT = 0;
|
||||
for (i = 0; i < WIDTH; i=i+1) begin
|
||||
OUT = OUT | IN[i];
|
||||
end
|
||||
end
|
||||
endmodule
|
Loading…
Add table
Add a link
Reference in a new issue