mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-29 03:45:52 +00:00
Code Activity

Started writing appnote 011

Browse source
This commit is contained in:
Clifford Wolf 2013-11-28 13:48:38 +01:00
parent 5af7f4db72
commit 6dfb66d262
7 changed files with 157 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

4
manual/make_appnotes.sh
View file

@ -1,10 +1,10 @@
#!/bin/bash
set -ex
for job in APPNOTE_010_Verilog_to_BLIF
for job in APPNOTE_010_Verilog_to_BLIF APPNOTE_011_Design_Investigation
do
[ -f $job.ok -a $job.ok -nt $job.tex ] && continue
old_md5=$([ -f $job.aux ] && md5sum < $job.aux)
old_md5=$([ -f $job.aux ] && md5sum < $job.aux || true)
while
pdflatex -shell-escape -halt-on-error $job.tex
new_md5=$(md5sum < $job.aux)