mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 19:05:52 +00:00
Code Activity

Started writing appnote 011

Browse source
This commit is contained in:
Clifford Wolf 2013-11-28 13:48:38 +01:00
parent 5af7f4db72
commit 6dfb66d262
7 changed files with 157 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

5
manual/APPNOTE_011_Design_Investigation/example.v Normal file
View file

@ -0,0 +1,5 @@
module example(input clk, a, b, c, output reg [1:0] y);
always @(posedge clk)
if (c)
y <= c ? a + b : 2'd0;
endmodule