mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 05:19:11 +00:00
Code Activity

Started writing appnote 011

Browse source
This commit is contained in:
Clifford Wolf 2013-11-28 13:48:38 +01:00
parent 5af7f4db72
commit 6dfb66d262
7 changed files with 157 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

3
manual/APPNOTE_011_Design_Investigation/.gitignore vendored Normal file
View file

@ -0,0 +1,3 @@
example_00.dot
example_01.dot
example_02.dot

5
manual/APPNOTE_011_Design_Investigation/example.v Normal file
View file

@ -0,0 +1,5 @@
module example(input clk, a, b, c, output reg [1:0] y);
always @(posedge clk)
if (c)
y <= c ? a + b : 2'd0;
endmodule

6
manual/APPNOTE_011_Design_Investigation/example.ys Normal file
View file

@ -0,0 +1,6 @@
read_verilog example.v
show -format dot -prefix example_00
proc
show -format dot -prefix example_01
opt
show -format dot -prefix example_02

6
manual/APPNOTE_011_Design_Investigation/make.sh Normal file
View file

@ -0,0 +1,6 @@
#!/bin/bash
../../yosys example.ys
sed -i '/^label=/ d;' example_*.dot
dot -Tpdf -o example_00.pdf example_00.dot
dot -Tpdf -o example_01.pdf example_01.dot
dot -Tpdf -o example_02.pdf example_02.dot